A concrete nonuniform batched table lookup circuit #
The table has one hardwired source record per address. Query addresses are input wires, and their ordering identifiers are hardwired. The verified two-sort router returns every table value in query order, including repeated addresses. Its charged size is linear in table size plus query count up to the displayed polynomial in bit widths and sorting depth.
Query identifiers fit in the sorting depth.
The exact packed input of the batched lookup circuit.
Equations
- One or more equations did not get rendered due to their size.
Instances For
The table and identifiers are constants; query addresses are input wires.
Equations
- One or more equations did not get rendered due to their size.
Instances For
The wiring layer implements the packed layout exactly.
Select each result from its literal destination record.
Equations
- One or more equations did not get rendered due to their size.
Instances For
Batched lookup using one hardwired table and two explicit sorting passes.
Equations
- One or more equations did not get rendered due to their size.
Instances For
The exact gate count of circuit.
Every query receives its table value, with arbitrary address repetition.
Input preparation and output selection add no charged gates.
Explicit size bound for the complete batched table lookup circuit.